The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Dec 6th, 2019, 12:24am
Pages: 1
Send Topic Print
BER measurement of CDR using Cadence (Read 462 times)
kazkou
New Member
*
Offline



Posts: 5

BER measurement of CDR using Cadence
Mar 20th, 2019, 11:49am
 
HI,
I am new to Clock and data recovery, I need to design CDR from scratch.
I have some question for designing CDR.

Before we tapeout the chip, usually how to we know BER of our designed CDR? We get the BER through the simulation or we only need to get approximate value through calculation as described in "Verification of Bit-Error Rate in Bang-Bang Clock and Data Recovery Circuits" ?

How do we know the exact loop bandwidth of the CDR when doing pre-simulation(using cadence spectre/virtuoso) ?

Thank you
Back to top
 
 
View Profile   IP Logged
sheldon
Community Fellow
*****
Offline



Posts: 750

Re: BER measurement of CDR using Cadence
Reply #1 - Nov 29th, 2019, 12:48am
 
Kazkou,

  Assuming that the question is how to determine the value of the loop
bandwidth, equation #11. The values in the equation are the design values
of the blocks in the design. So in theory, you should be able to calculate
the BER from the initial design studies. The values of Kpd and H(f) should
be fixed. The value of Kvco maybe a challenge since control voltage to
frequency transfer function maybe non-linear. However, in most cases
this relationship is controlled by the VCO calibration and should effectively
be a constant also.

                                                                          Sheldon
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.