vm511
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 15
|
I was trying to use a capacitive reset switched capacitor amplifier so as to also have offset cancellation. However, I observe that as I keep decreasing the clock rate, the offset sampled starts increasing. It's not very clear to me how the clock rate would impact the offset sampled at the output since the cancellation in based on charge conservation. The feedback capacitors I am using are very small (50fF)
|