The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 5:00pm
Pages: 1
Send Topic Print
Offset cancellation in switched capacitor circuit (Read 1197 times)
vm511
Junior Member
**
Offline



Posts: 15

Offset cancellation in switched capacitor circuit
Jul 10th, 2019, 12:47pm
 
I was trying to use a capacitive reset switched capacitor amplifier so as to also have offset cancellation. However, I observe that as I keep decreasing the clock rate, the offset sampled starts increasing. It's not very clear to me how the clock rate would impact the offset sampled at the output since the cancellation in based on charge conservation. The feedback capacitors I am using are very small (50fF)
Back to top
 
 
View Profile   IP Logged
subtr
Community Member
***
Offline

Analog Enthusiast

Posts: 72
India
Re: Offset cancellation in switched capacitor circuit
Reply #1 - Dec 13th, 2019, 6:34am
 
if you can upload a circuit diagram of what you're doing it would be the best. Are you doing the below?

https://www.google.com/url?sa=i&source=images&cd=&ved=2ahUKEwiilvP367LmAhVHyDgGH...
Back to top
 
 

Regards
Subtr
View Profile   IP Logged
vm511
Junior Member
**
Offline



Posts: 15

Re: Offset cancellation in switched capacitor circuit
Reply #2 - Dec 13th, 2019, 6:44am
 
Hi,
The issue had gotten resolved.
Thanks!
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.