The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 14th, 2022, 2:15am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Mixed-Signal Design › What will happen for the histogram of the ADC if the last conversion is not done
‹ No topic | Next topic ›
Pages: 1
Send Topic Print
What will happen for the histogram of the ADC if the last conversion is not done (Read 24 times)
Jacki_2016
New Member
*
Offline



Posts: 4
What will happen for the histogram of the ADC if the last conversion is not done
Aug 02nd, 2022, 6:12am  
Hello,

   My question is if the SARADC doesn't have enough time to complete the last bit conversion, what will the linearity be affected? What does the histogram look like? Could anybody give me some hints or links?
   Thank you.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ No topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2022 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.