The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Feb 5th, 2023, 6:06pm
Pages: 1
Send Topic Print
any analysis paper on stack mos array? (Read 131 times)
neoflash
Community Fellow
*****
Offline

Mixed-Signal
Designer

Posts: 396

any analysis paper on stack mos array?
Oct 05th, 2022, 9:08pm
 
Like how to calculate the stack mos gm, gds, vdsat and etc?

Thanks!
Back to top
 
 
View Profile   IP Logged
dpalma
New Member
*
Offline



Posts: 1

Re: any analysis paper on stack mos array?
Reply #1 - Jan 24th, 2023, 2:43am
 
Also interested in this topic. A drop here a reference I found helpful

D. Lee and J. Han, «Design Techniques for Area-efficient Two-Stacked Current Sources in Nanometer CMOS Technology», 18th International SoC Design Conference (ISOCC), 2021. doi: 10.1109/ISOCC53507.2021.9613881.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2023 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.