The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Feb 26th, 2024, 4:07am
Pages: 1
Send Topic Print
Workaround for using systemVerilog type #delay (Read 253 times)
mikev
New Member
*
Offline



Posts: 4

Workaround for using systemVerilog type #delay
Nov 30th, 2022, 9:13am
 
Is there a work around for using systemVerilog type delays in veriloga-ams?

For example, in sv:
#1us
#1ms
#1ns

Is there a way to do this in vams?

Thanks in advance.
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2384
Silicon Valley
Re: Workaround for using systemVerilog type #delay
Reply #1 - Nov 30th, 2022, 11:34am
 
Set the time unit in the `timescale directive to 1s, then use the scale factor without the units.  For example:

Code:
`timescale 1s/1ps

...

always #50n out = !out; 

Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.