Designer’s Guide Community :: Forum

Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.

Apr 28^th, 2024, 12:22pm

	HomeHelpSearchLoginRegisterPM to admin

The Designer's Guide Community Forum › Measurements › Phase Noise and Jitter Measurements › divide by 2, then multi by 2, affect phase noise?

‹ Previous topic | Next topic ›

Pages: 1

Send Topic

Print

divide by 2, then multi by 2, affect phase noise? (Read 2965 times)

apple_fandai New Member Offline Posts: 1	divide by 2, then multi by 2, affect phase noise? Mar 25^th, 2004, 8:02am Hi, I design a PLL. If I add a divid by 2 and a multiply by 2 circuit at the output of VCO, the frequency relationship of PLL don't change. Is it harmful to phase noise of PLL? How these two circuits will affect the phase noise of whole PLL? Thanks! :)
Back to top	IP Logged

Andrew Beckett Senior Fellow Offline Life, don't talk to me about Life... Posts: 1742 Bracknell, UK	Re: divide by 2, then multi by 2, affect phase noi Reply #1 - Mar 28^th, 2004, 11:23am Well, unless the divider and multiplier are noiseless, I'd have thought that was obvious? Andrew.
Back to top	IP Logged

Pages: 1

Send Topic

Print

‹ Previous topic | Next topic ›

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.