Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 17
th
, 2024, 5:57am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
RF Design
› How to setup SepctreRF condition for whole PLL
‹
Previous topic
|
Next topic
›
Pages: 1
How to setup SepctreRF condition for whole PLL (Read 3264 times)
Wendy
Guest
How to setup SepctreRF condition for whole PLL
Sep 17
th
, 2004, 12:40am
All,
Can someone show me how to setup the SpectreRF simulation condition for a whole PLL to get the close loop phase noise? Is it simular as oscillator except deselecting the oscillator tap?
Thanks,
Back to top
IP Logged
Mighty Mouse
Community Member
Offline
Here I come to save
the day!
Posts: 75
Fantasyland
Re: How to setup SepctreRF condition for whole PLL
Reply #1 -
Sep 17
th
, 2004, 8:39am
Check out section 1.2 (Direct Simulation) of
http://www.designers-guide.com/Analysis/PLLnoise.pdf
.
You would not treat a PLL as a oscillator as there is a periodic input signal. Instead you treat it as a driven circuit.
- MM -
Back to top
IP Logged
Wendy
Guest
Re: How to setup SepctreRF condition for whole PLL
Reply #2 -
Sep 17
th
, 2004, 8:26pm
Hi, MM,
I read the paper, actually I already know that the setup for the close loop should be different from that for VCO. But what's the setup anyway? Would it be possible to let us know.
Thanks.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
»» RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.