Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 5
th
, 2024, 10:22pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Mixed-Signal Design
› porblem in running Dracula
‹
Previous topic
|
Next topic
›
Pages: 1
porblem in running Dracula (Read 5841 times)
jimmy
Community Member
Offline
Posts: 32
porblem in running Dracula
Nov 20
th
, 2004, 6:20pm
I got an error message when I want to debug LVS errors after running Dracula.
Can not find BOUNDARY.DAT at /tmp/iqDir/a023352/Dracula/ !
ERROR: No LAYDE.DIS in the input paths !
Please do Setup !
But I do have the LAYDE.DIS file in my running directory.
Does anyone have idea of what is the problem?
Thank you,
jimmy li
Back to top
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: porblem in running Dracula
Reply #1 -
Nov 21
st
, 2004, 10:17pm
Do you have KEEPDATA=YES or KEEPDATA=INQUERY in
your *DESCRIPTION block?
Are you doing Tools->Dracula Interactive->Setup->LVS?
Regards,
Andrew.
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: porblem in running Dracula
Reply #2 -
Nov 22
nd
, 2004, 7:54am
Jimmy,
According my experience, if KEEPDATA=SMART, all the files storing the LVS error message are removed. So you may not run dracula interactive.
Pls set to KEEPDATA=INQUERY or KEEPDATA=YES.
Good luck!
Yawei
Back to top
IP Logged
jimmy
Community Member
Offline
Posts: 32
Re: porblem in running Dracula
Reply #3 -
Nov 22
nd
, 2004, 10:39am
Andrew and Yawei,
Thank you so much. Now it works after I set KEEPDATA=YES.
The default value in our prcess kit is SMART.
Thank you again,
jimmy li
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
»» Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.