Hi,

I have designed a simple inverter buffer chain with progressively upsized inverters to drive a large load. But when i put the values into hspice and caluculate the delay, the spice results are always smaller than my hand calculated values. Someone told me that its because of slope mismacth at input and output. Cud anyone plz comment on this issue?
Thanks