The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 25th, 2023, 7:48am
Pages: 1
Send Topic Print
how to use the verilog views of many cells in one single file (Read 2828 times)
Junior Member

Posts: 18

how to use the verilog views of many cells in one single file
Jan 26th, 2012, 9:34am
On my testbench there is a digital block (dig_ABC). This digital block (dig_ABC) has many logic gates and symbol view is used
for these gates on dig_ABC level. I want to use verilog view to run the simulation for the gates.

All of the gates are in one of my libraries, but there are only symbol views and no verilog views there. The verilog views of all
of the logic gates are in a single file. I don't know how to import the verilog views to individual cells. Is it possible to just use
this single file for the gates to run the simulation?

Thank you!
Back to top
« Last Edit: Jan 26th, 2012, 1:57pm by xuedashun »  
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2023 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.