neoflash
Community Fellow
![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif)
Offline
![](http://avatar.elektroda.net/gallery/00fun/download.php-1072.gif)
Mixed-Signal Designer
Posts: 397
|
If noise requirement is the same, which indicates the integrator R shall remain the same.
Also, assume SQNR is much better than circuit noise.
Can we say integrator C will scale linearly with 1/Fs sampling clock? The slower the Fs, the smaller the Cap?
Thanks, Neo
|