The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 14th, 2019, 2:24pm
Pages: 1
Send Topic Print
comparator offset voltage simulation veriloga model (Read 352 times)
Hesham
New Member
*
Offline



Posts: 4

comparator offset voltage simulation veriloga model
Jul 03rd, 2019, 12:48pm
 
Hi All

I recently published a paper on comparator offset voltage simulation that may be of practical value for you. The paper contains a complete verilog-a model that you can directly use in your testbench. You can find the paper here:
https://doi.org/10.1016/j.mejo.2019.05.004
Back to top
 
 
View Profile   IP Logged
spunky
New Member
*
Offline

Analog Designer

Posts: 4
USA
Re: comparator offset voltage simulation veriloga model
Reply #1 - Aug 26th, 2019, 4:44pm
 
Hi, Hesham,

I am very interested to see your verilog-A model for the comparators but I have found your paper is pay-per-view from the given link.
Is that possible for you to post the model here?
I encountered some issue with the behaviour model I built (https://designers-guide.org/forum/YaBB.pl?num=1566861946) and would like to have a good model to use.

Thanks!
Back to top
 
 
View Profile spunky   IP Logged
Hesham
New Member
*
Offline



Posts: 4

Re: comparator offset voltage simulation veriloga model
Reply #2 - Aug 29th, 2019, 1:43pm
 
Hi

Please find the veriloga model attached. Enjoy!
Back to top
 
View Profile   IP Logged
Horror Vacui
Community Member
***
Offline



Posts: 96
Dresden, Germany
Re: comparator offset voltage simulation veriloga model
Reply #3 - Aug 30th, 2019, 6:45am
 
Just out of curiosity: why didn't you published your results at IEEE? Almost all design engineers have some access to at least a subset of IEEE publications.
Back to top
 
 
View Profile   IP Logged
Hesham
New Member
*
Offline



Posts: 4

Re: comparator offset voltage simulation veriloga model
Reply #4 - Aug 30th, 2019, 10:35am
 
I didn't think about it from this perspective, may be because most universities have access to Elsevier as well.
I like the Microelectronics Journal, and in general I think it is better than most of (not all) IEEE conferences. On the other hand, I don't think the topic of this paper can fit in IEEE journals/transactions.
Back to top
 
 
View Profile   IP Logged
Horror Vacui
Community Member
***
Offline



Posts: 96
Dresden, Germany
Re: comparator offset voltage simulation veriloga model
Reply #5 - Sep 17th, 2019, 10:16am
 
It is just not true. I know for sure, that in Germany, Sweden and Hungary (probably more EU nations) cancelled their subscription to Elsevier, due to the rapidly increasing prices, what the public sector do not want to finance any more. Furthermore there are many scientists who boycott Elsevier due to its business practice. Companies will usually pay only for IEEE access - in best case -, but not for other publishers.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.