The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 17th, 2019, 4:28pm
Pages: 1
Send Topic Print
Short circuit with VDD3ALLP pad on C35B4C3 AMS technology (Read 84 times)
eddy19
New Member
*
Offline



Posts: 2

Short circuit with VDD3ALLP pad on C35B4C3 AMS technology
Jul 30th, 2019, 6:54am
 
Hello,

  I contact you because I’m using the pad called “vdd3allp” available in the C35B4C3 design kit from AMS, and when I run the LVS, I get the message below telling me that the labels vdd3r1! and vdd3r2! appear on two polarized lines both at the same potential, thus creating a short circuit.

Warning: #1 in VDD3ALLP
WARNING:  Short circuit - Different names on one net:
         Net Id:  1
         (1)  name  "vdd3r1!"  at location  (1.45,322.9)  on layer  604 "M3PIN"
         (2)  name  "vdd3r1!"  at location  (99.45,322.9)  on layer  604 "M3PIN"
         (3)  name  "vdd3r2!"  at location  (1.45,267.1)  on layer  604 "M3PIN"
         (4)  name  "vdd3r2!"  at location  (99.35,267.1)  on layer  604 "M3PIN"
         The name "vdd3r1!" was assigned to the net.

I’ve tried to impose the values of vdd3r1! and vdd3r2! via the netset function on the schematics, but I didn’t manage to solve the problem. How can I do ?
Thank you in advance !
Eddy
Back to top
 
 
View Profile   IP Logged
eddy19
New Member
*
Offline



Posts: 2

Re: Short circuit with VDD3ALLP pad on C35B4C3 AMS technology
Reply #1 - Sep 13th, 2019, 8:00am
 
You need to use the METRES M2 layer by drawing on the layout a rectangle between the rails vdd3r1 and vdd3r2, and add a label vdd! at the bottom of the pad using the M2 PIN layer, as well as two other vdd3r labels! on the two rails vdd3r1 and vdd3r2 using the M4 PIN layer (the METRES layer M2 materializes a symbolic (non-physical) cut that allows the LVS to distinguish two polarized power rails at the same potential).

On the schematic side, you need to add a pin in/out vdd3r! and two resistors (called "short" and available in the PRIMLIB library), and polarize the two poles of the first to vdd3r! and the two poles of the second to vdd!.

E.Cartona
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.