Designer’s Guide Community

Pages: 1 ... 22 23 24 25 26 ... 48

Subject	Started by	Replies	Views	Last post
How important is it to test a DAC for dynamic parameters?	Mahavir	4	3402	Mar 30^th, 2009, 10:42pm By: Bhupendra
Moved: a problem using AMS - Started by: Ken Wong This Topic has been moved to AMS Simulators by Forum Administrator
How to design Analog multiplxer?	Mahavir	5	4207	Mar 24^th, 2009, 9:01pm By: ywguo
Negative resistance concept in Crystal oscillators	hchanda	3	4703	Mar 21^st, 2009, 3:11am By: raja.cedt
Multiphase buck modeling	Alex83	0	1214	Mar 19^th, 2009, 2:36am By: Alex83
ADC noise issue	Ryan Cheung	3	2716	Mar 18^th, 2009, 11:01pm By: loose-electron
Moved: Question on Mixed-signal fullchip verification - Started by: pip9ball This Topic has been moved to Analog Functional Verification by Forum Administrator
can i use I/O Mos to design the complete chip? (for UMC 0.13)	nus_lin	3	2714	Mar 11^th, 2009, 6:54am By: nus_lin
z-domain model of chopper stabilization integrator	sun	2	5471	Mar 11^th, 2009, 5:39am By: sun
INL - integral non-linearity. what is the real definition? [DACs]	mowiehowie	3	2767	Mar 4^th, 2009, 7:50pm By: ywguo
SHA Stability « Pages 1 2 »	aaron_do	15	2999	Feb 9^th, 2009, 10:00pm By: ywguo
About inter symbol interference (ISI)	caosl_zju	1	1726	Feb 9^th, 2009, 8:09pm By: ywguo
how to finish such a by-4 divider without reset	trashbox	4	4312	Jan 27^th, 2009, 6:49pm By: Tlaloc
Z domain model for this sigma-delta modulator	neoflash	4	3638	Jan 24^th, 2009, 1:33am By: neoflash
Question on 2nd Order Sigma-Delta ADC (switched cap)	neoflash	3	3563	Jan 24^th, 2009, 1:32am By: ywguo
Please help me expert analysis of this spectrum	taotaohai	4	4193	Jan 13^th, 2009, 7:02am By: taotaohai
Regulator design for ADCs from accuracy perspective	spanandiyer1979	4	3203	Dec 30^th, 2008, 9:07am By: spanandiyer1979
clock generating	Nimrod Ben-Ari	5	3858	Dec 28^th, 2008, 9:49pm By: Nimrod Ben-Ari
PLL vs. DLL for Clock Generation?	loose-electron	3	198	Dec 17^th, 2008, 2:58pm By: loose-electron
DAC Testing, worst case input bit pattern for maesurement of SFDR in DAC	Mahavir	4	3245	Dec 17^th, 2008, 8:39am By: ywguo

Pages: 1 ... 22 23 24 25 26 ... 48

Normal Topic

Sticky Topic

Locked Topic

Sticky Locked Topic

Moved Topic

Global Announcement

Hot Topic (More than 10 Replies)

Very Hot Topic (More than 25 Replies)

You can view Topics in this Board.

You cannot post replies to Topics in this Board.
You cannot start new Topics in this Board.
You cannot start Polls in this Board.