I was wondering if anyone knew of a good method to reduce the peak to peak jitter of a digital PLL beyond the cycle time of the base clock that drives the DCO.  I think that interpolation or some sort of analog filtering may do the trick.  However, these may be difficult blocks.  Does anyone know of any good papers that outline methods to acheive this jitter reduction.
Thanks