The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 2nd, 2024, 7:59am
Pages: 1
Send Topic Print
digital calibration algorithms for pipelined ADCs (Read 1274 times)
vivkr
Community Fellow
*****
Offline



Posts: 780

digital calibration algorithms for pipelined ADCs
Sep 10th, 2005, 12:26am
 
Hi everyone,

I am looking for a good and easy-to-use digital calibration scheme for my ADC. There are several good papers in JSSC on this topic. However, I would like some suggestions from someone who has experience with these techniques.

I myself have never had to use calibration techniques so far and would like to know which ones have been found to be efficient (area and overhead). I cannot afford to put a very large ALU on chip and dont like the idea of altering my analog signal path too much by adding trim capacitors.

I currently have a dozen or so papers, all of which deal with various kinds of digital calibration, and it is hard for me to judge which one would be suitable.

Any feedback will be most welcome.

Thanks
Vivek
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.