pkd
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 25
India
|
When I see the .lib of a TIEHI or TIELO cell, I see some maximum capacitance load limit at the output pin. Since there is no transition requirement for this cell, I am wondering why does this limit exist and how is this limit calculated. The TIEHI cell is nothing but a diode connected PMOS, source connected to VDD, drain/gate connecting to the gate of an NMOS. Source of the NMOS at ground, drain to the gate of a PMOS whose source is VDD and drain is out output pin.
|