Designer’s Guide Community

Pages: 1 ... 7 8 9 10 11 ... 56

Subject	Started by	Replies	Views	Last post
variabe capacitor in hspice	vahid	13	10309	Oct 29^th, 2015, 3:11pm By: rockypn
Obtaining the minimum value of an input port in noise analysis	sunmus	2	1947	Oct 19^th, 2015, 10:11am By: sunmus
*Veriog ams for voltage controlled oscillator: output frequency= inputgain**	Rosh	0	1117	Oct 13^th, 2015, 8:13pm By: Rosh
AMBA architecture	sai ganesh	0	1257	Oct 13^th, 2015, 4:20am By: sai ganesh
wreal: reaction to a signal change is not working properly	Zorro	6	4199	Sep 21^st, 2015, 2:16am By: boe
PLL loop filter issue for veriloga model simulation.	Homer	2	2389	Sep 17^th, 2015, 10:41am By: Homer
wreal: modeling current and voltage in one port. How to approach/idealize ???	Zorro	7	6508	Sep 16^th, 2015, 8:16am By: boe
Functions outside module with internal variables	PN03	14	10214	Aug 27^th, 2015, 12:54am By: PN03
Modelling an incremental current source	Rosh	2	2265	Aug 23^rd, 2015, 11:56pm By: Rosh
VerilogA model for 'dependent power source'	a_k	6	1219	Aug 11^th, 2015, 6:11am By: a_k
Charge Pump Model	Edjrodj	2	2795	Jul 6^th, 2015, 7:50am By: Edjrodj
How to create high impedance state in ams	nagamlan	1	2381	Jul 3^rd, 2015, 7:33am By: boe
Comparator with Hysteresis without hidden states	clidre	1	265	Jun 15^th, 2015, 11:51am By: Peter Grove
Problem with wreal simulation - RNM Real Number Modeling	Zorro	9	7511	Jun 5^th, 2015, 2:21am By: Zorro
Override parameters in Verilog-A subcircuit by Hspice for Monte Carlo simulation	Joe Shmoe	3	3634	May 19^th, 2015, 11:06am By: Geoffrey_Coram
Print Verilog-A subcircuit value using HSPICE	Joe Shmoe	4	4297	May 5^th, 2015, 11:34am By: Joe Shmoe
How does a behavior sine wave to drive a logic gate?	ruwan2	1	3283	May 4^th, 2015, 6:55am By: Geoffrey_Coram
how to write data of the bus in a text file using veriloga	jovial	1	2924	Apr 28^th, 2015, 2:37am By: boe
What function is available in a sine wave measurement?	ruwan2	3	3001	Apr 15^th, 2015, 10:28am By: Ken Kundert
Using components from Technology Library in verilog A module	king28	1	496	Apr 13^th, 2015, 10:45am By: Geoffrey_Coram

Pages: 1 ... 7 8 9 10 11 ... 56

Normal Topic

Sticky Topic

Locked Topic

Sticky Locked Topic

Moved Topic

Global Announcement

Hot Topic (More than 10 Replies)

Very Hot Topic (More than 25 Replies)

You can view Topics in this Board.

You cannot post replies to Topics in this Board.
You cannot start new Topics in this Board.
You cannot start Polls in this Board.