Designer’s Guide Community

Pages: 1 2 3 4 ... 56

Subject	Started by	Replies	Views	Last post
Cannot see VCO phase noise	as_rf	9	2328	Mar 1^st, 2020, 12:32am By: Andrew Beckett
$freq while using AC analysis to access lookup table	Nik21	2	959	Nov 21^st, 2019, 12:04am By: Nik21
VerilogA - White Noise and Flicker Noise	saigoutham	1	664	Oct 25^th, 2019, 5:49am By: Geoffrey_Coram
[Solved] VerilogA - Branches and assignment	saigoutham	2	732	Oct 24^th, 2019, 6:11am By: Geoffrey_Coram
Power calculation when a high-frequency sinusoidal voltage source is applied	Peng_Li	1	693	Oct 22^nd, 2019, 6:00pm By: saigoutham
[Verilog-A] problem with the code	helpveriloga	1	760	Sep 19^th, 2019, 8:37am By: Ken Kundert
Veriloga assignment not affecting ac simulation	Tesla	8	1449	Sep 11^th, 2019, 10:28am By: Geoffrey_Coram
Reading current value in VerilogAMS	sanforyou	2	746	Sep 6^th, 2019, 1:54pm By: sanforyou
VerilogAMS model for dual voltage clamper	sanforyou	0	444	Sep 3^rd, 2019, 5:38am By: sanforyou
Difficulties in modeling switchable and variable caps with charge conservation	qilongliu	8	1539	Aug 5^th, 2019, 3:32pm By: Ken Kundert
Timer function with tolerance parameter	nthoangga	5	1027	Jul 25^th, 2019, 4:34pm By: Ken Kundert
transition filter rise and fall time delay not working as expected	sanforyou	13	1960	Jun 24^th, 2019, 5:42am By: sanforyou
Function of CDS_inherited_parameter	krishna95	5	1090	Jun 14^th, 2019, 10:53am By: Geoffrey_Coram
vector definitions for a port	krishna95	3	733	May 28^th, 2019, 12:08pm By: Ken Kundert
zi_zp() is inaccurate in Cadence Spectre	cheap_salary	14	2470	May 24^th, 2019, 11:03am By: Geoffrey_Coram
DAC Jitter Modeling for CTSD Modulator	Ramy_Rady	0	484	Apr 19^th, 2019, 8:22pm By: Ramy_Rady
Timer statement inside a for loop	knark	1	620	Mar 28^th, 2019, 2:41am By: knark
simulating .va files in hspice	masoumeh	3	1027	Mar 18^th, 2019, 7:18am By: Andrew Beckett
variable resistor(current across resistor constant, voltage varying)	Paritosh Sahu	4	1456	Feb 28^th, 2019, 7:12am By: Ken Kundert
Getting AC voltages in VerilogA or VerilogAMS	DrDave57	1	891	Feb 21^st, 2019, 1:01pm By: Geoffrey_Coram

Pages: 1 2 3 4 ... 56

Normal Topic

Sticky Topic

Locked Topic

Sticky Locked Topic

Moved Topic

Global Announcement

Hot Topic (More than 10 Replies)

Very Hot Topic (More than 25 Replies)

You can view Topics in this Board.

You cannot post replies to Topics in this Board.
You cannot start new Topics in this Board.
You cannot start Polls in this Board.